We present an approach to process scheduling for synthesis of safety-critical distributed embedded systems. Our system model captures both the flow of data and that of control. The communication model is based on a timetriggered protocol. We take into Consideration overheads due to communication and the execution environment. Commnnications have been optimized through packaging of messages into slots with a properly selected order and lengths. Several experiments demonstrate the efficiency of the approach.
INTRODUCTION
In this paper we concentrate on process scheduling for timetriggered systems consisting of multiple programmable processors and ASICs interconnected by a connnnnication channel. For such systems, scheduling has a decisive influence on the correct behaviour of the system with respect to its timing requirements.
Process scheduling for performance estimation and synthesis of embedded systems has heeu intensively researched in the last years.
Preemptive scheduling with static priorities using rate monotonic analysis is performed in For process interaction (if considered) the mentioned approaches are based on a dataflow model representation. Communication aspects have been treated in a very simplified way during process scheduling. One typical solution is to consider communication tasks as processes with a given execution time (depending on the amount of information transferred) and to schedule them as any other process [5, 10, 111, without considering issues like communication protocol, packaging of messages, clock synchronization, etc. These aspects are, however, essential in the context of safety-critical distributed applications and one of the objectives of this paper is to develop a strategy which takes them into consideration for process scheduling.
Iu our approach, an embedded system is viewed as a set of interacting processes mapped on an architecture consisting of several programmable processors and ASICs interconnected by a communication channel. Process interaction is not only in terms of dataflow but also captures the flaw of control, since some processes om use is gmianicd w i t h i fer provided that cop,es are not made or dishibuted Ibi profit CLlmmcrCihi adva,,tage and !ha( copies hear this lioticc and !he tiiii citatinn on tiie first page. 'ro copy otherwise. 10 republish, to post on sewers or to redistribute io lists, require& prior specific permission a fee.
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Copyright ACM 1999 1.581 i3-132-1i99io5...$5.oo can he activated depending on conditions computed by previously executed processes. We consider a non-preemptive execution environment in which the activation of processes and communications is triggered at certain points in time, and we generate a schedule table and derive a worst case delay which is guaranteed under any condition. Such a scheduling policy is well suited to a large class of safety-critical applications [7] .
The scheduling strategy is based on a realistic communication model and execution environment. We take into consideration the overheads due to communications and to the execution environment and consider during the scheduling process the requirements of the communication protocol. Moreover, our scheduling algorithm performs an optimization of parameters defining the communication protocol which is essential for the reduction of the execution delay.
Our system architecture is built on a communication model which is based on the timetriggered protocol (lTP) [8]. TI" is well suited for safety critical distributed real-time control systems and represents one of the emerging standards for several application areas like, for example, automotive electronics [7, 141.
The paper is divided into 7 sections. In section 2 we present our graph-based abstract system representation. The architectures considered for system implementation are presented in section 3. Section 4 formulates the problem and section 5 presents the scheduling strategy proposed. The algorithms, one based on a greedy approach and the other on simulated annealing, are evaluated in section 6, and section 7 presents our conclnsions.
CONDITIONAL PROCESS GRAPH
As an abstract model for system representation we use a directed, acyclic polar graph with conditional edges (Figure 1) [3]. Each node in this graph represents a process which is assigned to a processing element. An edge from process Pi to PI indicates that the output of Pi is the input of PI. Unlike a simple edge, a conditional edge (depicted with thicker lines in Figure 1 ) has an associated condition. Transmission of a message on a conditional edge will take place only if the associated condition is satisfied and not, like on simple edges, for each activation of the input process Pi. A process can he activated only after all its inputs have arrived, and issues its outputs when it terminates. However, a conjunction process (where the alternative paths corresponding to different valnes of a condition meet, e.g., Plo) can he activated after messages coming on one of the alternative paths have arrived: Once activated, the process can not be preempted by other processes.
Figure 1. Conditiork%ocess Graph
Activation of processes at a certain execution depends on the valnes of the conditions, which are unpredictable. At a certain moment during the execution, when the values of some conditions are already known, they have to he used in order to take the best possible decisions on when and which process to activate. Therefore, after the termination of a process that produces a condition, the value of the condition is broadcasted from the corresponding processor to all other processors. This broadcast is scheduled as soon as possible on the communication ChaMel, and is considered together with the scheduling of the messages. Thus, in the following of the paper we will not treat communication of the conditions explicitly when scheduling messages.
Release times of some processes as well as multiple deadlines can be easily modeled by inserting dummy nodes between certain processes and the source or the sink node respectively.
SYSTEM ARCHITECTURE

Hardware architecture
We consider architectures consisting of nodes connected by a broadcast communication channel (Figure 2 ). Every node consists of a 'ITP controller [9], a CPU, a RAM, a ROM and an U 0 interface to sensors and actuators. A node can also have an ASIC in order to accelerate parts of its functionality.
Communication between nodes is based on the TTP [8]. l T P was designed for distributed real-time applications that require predictability and reliability (e.g, drive-by-wire). It integrates all the services necessary for fault-tolerant real-time systems. The lTP services of importance to our problem are: message transport with acknowledgment and predictable low latency, clock synchronization within the microsecond range and rapid mode changes.
The communication channel is a broadcast channel, so a message sent by a node is received by all the other nodes. The bus access scheme is time-division multiple-access (TDMA) (Figure 3) . Each node Ni can transmit only during a predetermined time interval, the so called TDMA slot Si. In such a slot, a node can send several messages packaged in a frame. We consider that a slot Si is at least large enough to accommodate the largest message generated by any process assigned to node Ni, so the messages do not have to be split in order to he sent. A sequence of slots corresponding to all the nodes in the architecture is called a TDMA round. A node can have only one slot in a TDMA round. Several TDMA rounds can be combined together in a cycle that is repeated periodically. The sequence and length of the slots are the same for all the TDMA rounds. However, the length and contents of the frames may differ.
Every node has a 'ITP controller that implements the protocol services, and mns independently of the node's CPU. Information transmitted on the bus has to he properly formatted in a frame. A TIT frame has the following fields: start of frame, control field, data field, and CRC field. The data field can contain one or more application messages.
Software Architecture
We have designed a software architecture which runs on the CPU in each node, and which has a real-time kernel as its main component. Each kernel has a schedule table that contains all the information needed to take decisions on activation of processes and transmission of messages, based on the values of conditions.
In order to run a predictable hard real-time application the overhead of the kernel and the worst case administrative overhead (WCAO) of every system call has to be determined. We consider a time-triggered system, so all the activity is derived from the progression of time which means that there are no other interrupts except for the timer intermpt.
Several activities, like polling of the U 0 or diagnostics, take place directly in the timer interrupt routine. The overhead due to this routine is expressed as the utilization factor U, U, represents a fraction of the CPU power utilized by the timer interrupt routine, and has an influence on the execution times of the processes.
We also have to take into account the overheads for process activation and message passing. For process activation we consider an overhead 6 , .
The message passing mechanism is illustrated in Figure 4 , where we have three processes, PI to P3. PI and Pz are mapped to node No that transmits in slot SO, and P3 is mapped to node NI that transmits in slot SI. Message ml is transmitted between PI and Pz that a e o n the same node, while message m2 is transmitted from Pl to P3 between the two nodes. We consider that each process has its own memory locations for the messages it sends or receives and that the addresses of the memory locations are known to the kernel through the schedule table.
Pl is activated according to the schedule table, and when it finishes it calls the send kernel function in order to send ml, and then m2. Based on the schedule table, the kernel copies ml from the corresponding memory location in PI to the memory location in P2 The time needed for this operation represents the WCAO SS for sending a message between processes located on the same node'. When P2 will be activated it finds the message in the right location. According to our scheduling policy, whenever a receiving process needs a message, the message is already placed in the corresoondine memorv location. Thus. there is no overhead on the I receiving side, for messages exchanged on the same node.
Message m? has to he sent from node Nn to node N,. At a cer--I tain time, known from the schedule table, the kernel transfers mz to the lTP controller by packaging m2 into a frame in the MBI. The WCAO of this function is &Ks. Later on, the TIT controller knows from its MEDL when it has to take the frame from the MBI, in order to broadcast it on the hns. In our example the timing infomation in the schedule table of the kernel and the MEDL is determined in such a way that the broadcasting of the frame is done in the slot So of Round 2. The lTF' controller of node NI knows from its MEDL that it has to read a frame from slot So of Round 2 and to transfer it into the MBI. The kernel in node N1 will read the message m2 from the MBI, with a corresponding WCAO of 6 , When P3 will be activated based on the local schedule table of node NI, it will already have mz in its right memory location.
PROBLEM FORMULATION
As an input we consider a safety-critical application that has several operating modes, and each mode *i^s modeled by a conditional process graph.The architecture of the system is given as described in section 3.1. The overhead U. of each kernel and the WCAO of each system call are known. Each process of the process graph is mapped on a CPU or an ASIC of a node. We are interested to derive a delav on the svstem execution time for each operating mode, so that th& delay is as small as possible, and to synthesize the local schedule tables for each node, as well as the MEDL for the lTP controllers, which guarantez this delay.
The worst case execution delay of a process is estimated taking into account the overhead of the timer intermpt, the WCAO of the process activation. and the WCAO of the messaee nassinz mechanism.
I .
Therefore, the worst case execution delay of a process Pi will be:
where tpi is the worst case execution time of the code of process Pi, Bc1 is the overhead for communication from Pi to processes on the same node, and Bcz is the overhead for communication between processes on different nodes: TPz = (6, + fp; + Bc, + @c*) ' (1 + U,)
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Bc, = C 6s:
Bc, = C %si+ C %Ri.
In the previous equations, N Z , ( P i ) is the number of messages to be sent by the process Pi to other processes on the same node.
' Overheads 6,. S, and 6KR depend on the length of Ihe uansfemd message:
in order to simplify the presentation this aspect is not discussed further.
N;$'(Pi) is the number of messages transferred to the MBI, and N[;"(Pi) is the number of messages transferred from the MBI hy the kernel, during the execution of process Pi. It has to he noticed that Bc1 refers to the overhead caused by sending the N 2 t ( P i ) messages generated by process Pi which are directed to other processes on the same node. However, Bcz considers the overhead due to the remote communications which not necessarily originate from Pi, but are scheduled to he performed by the kernel during the period Pi is active. Thus, for example, transferring the message mz (which is generated by PI) in Figure 4 , to the MBI can he scheduled during the time P2 is active. This can he due to the fact that no place was available in the MBI before that moment.
For each message its length hmi is given. If the message is exchanged by two processes mapped on the same node, the mes- SI is second and we increase the slot lengths so that the slots can accommodate both of the messages generated on the same node, we obtain a schedule length of 20 m~ which is optimal. However, increasing the length of slots is not necessarily improving a schedule, 
THE SCHEDULING STRATEGY
The problem of conditional process graph scheduling has been addressed hy us in [2, 31 without considering a specific communication protocol and execution environment. We do not rediscuss here those algorithms which are part of the function schedule mentioned below. That work has been largely extended hy considering a realistic communication and execution infrastructure, and by including aspects of the communication protocol in the optimization process. For this reasons, the worst case execution delays Tpi of the processes are computed according to the formula given in section 4. A major extension concerns the scheduling of the messages on the 'ITF bus, considering a given order of slots in the TDMA round and given slot lengths.
The schedule-message function in Figure 6 is called in order to schedule the highest priority message that is ready for transmission at the currenttime on the TIT bus, and also offers important feedback information to the optimization heuristic concerning the selection of slot lengths.
Depending on the current-time and the given TDMA configuration, the function determines the first TDMA round where the message can he scheduled in the slot corresponding to the sender node. If the slot is full in the first selected round because of previously scheduled messages, the message has to wait for the next round. Our optimization heuristics have to consider enlarging this slot in the hope to reduce the delay on the execution time caused hy scheduling of the message in the next round. A list of recommended slot leogib for a node is kept for this purpose, and updated by the schedukmessage function. Function schedule-message is called by the function schedule, which generates the schedule and corresponding tables based on the given slot order and slot lengths.
In order to get an optimized schedule we have to determine an ordering of the slots and the slot lengths so that the execution delay is as small as possible. We first present two variants of an algorithm based on a greedy approach. A short description of the algorithm is shown in Figure I .
The algorithm starts with the first slot of the TDMA round and tries to find the node which by transmitting in this slot will produce the smallest delay on the system execution time. Once a node was selected to transmit in the first slot, the algorithm continues in the same manner with the next slots.
The selection of a node far a certain slot is done by trying ant all the nodes not yet allocated to a slot. Thus, for a candidate node, schedule message slot =Slot of the node sending the message round = current-time I round-length if current time -round * round-length >start of slot in round then
given candidate node. The first variant of this strategy, named Greedy 1, tries all the slot lengths. It starts with the minimum Slot length determined by the largest message to he Sent from the candidate node, and it continues incrementing with the smallest data unit (e.g. 2 hits) up to thc largest slot length determined by the maximum allowed data field in a 'ITF frame (e.g., 32 hits, depending on the controller implementation). The second variant of the greedy strategy, named Greedy 2, tries only the slot lengths recommended by the schedule-message function.
A second algorithm we have developed is based on a simulated annealing (SA) strategy. The greedy strategy COnStNCtS the solution by progressively selecting the hest candidate in terms of the schedule length produced by the function schedule. Unlike the greedy strategy, SA tries to escape from a local optimum by randomly selecting a new solution from the neighbors of the current solution. The new solution is accepted if it is an improved solution. However, a worse solution can also he accepted with a certain probability that depends on the deterioration of the cost function and on a control parameter called temperature.
In Figure 8 we give a short description of this algorithm. An essential component of the algorithm is the generation of a new solution x' starting from the current one xnOw The neighbors of the current solution xnuW are obtained by a permutation of the slots in the TDMA round andlor hy increasingldecreasing the Slot lengths. We generate the new solution hy either randomly swapping two slots (with a probability 0.3) or by increasing/decreasing with the smallest data unit the length of a randomly selected slot (with a probability 0.7).
For the implementation of this algorithm, the parameterS TI (initial temperature), TI. (temperature length), a (cooling ratio), and the stopping criterion have to be determined. They define the so called cooling schedule and have a decisive impact on the quality of the solutions and the CPU time consumed. We were interested to obtain values for TI, TL and a that will guarantee the finding of good quality solutions in a short time.
For graphs with 160 and less processes we were able to run an exhaustive search that found the optimal solutions. on further experiments we have determined the parameters of the SA algorithm so that the optimization time is reduced as much as possible hut the optimal result is still produced. For example, for the graphs with 320 nodes, TI is 500, TL is 400 and a is 0.97. The algorithm stops if for three consecutive temperatures no new solution has been accepted.
EXPERIMENTAL EVALUATION
For evaluation of our scheduling algorithms we first used conditional process graphs generated for experimental purpose.
We considered architectures consisting of 2, 4, 6, 8 and 10 nodes. 40 processes were assigned to each node, resulting in graphs of 80, 160, 240, 320 and 400 processes. 30 graphs were generated for each graph dimension, thus a total of 150 graphs were used for experimental evaluation. Execution times and message lengths were assigned randomly using both uniform and exponential distribution. For the communication channel we considered a transmission speed of 256 khps and a length below 20 meters. The maximum length of the data field was 8 bytes, and the frequency of the TTP controller was chosen to be 20 MHz. All experiments were run on a SPARCstation 20.
The first result concerns the quality of the schedules produced hy the two variants of the greedy algorithm. It is based on the percentage deviations of the schedule lengths produced by Greedy 1 and Greedy 2 from the lengths of the (near)optimal schedules obtained with the SA algorithm (see section 5). Together with the greedy variants, a "naive designer's" approach is presented. The naive designer performs scheduling without trying to optimize the access to the communication channel, namely the TDMA round and the slot lengths. For the naive designer's approach we considered a TDMA round consisting of a straightforward ascending order of allocation of the nodes to the TDMA slots; the slot lengths were selected to accommodate the largest message sent by the respective node. Table 1 shows that considering the optimization of the access to the communication channel, the results improve dramatically compared to the naive designer's approach. The greedy heuristic performs very well for all the graph dimensions, and the variant Greedy 1 (that considers all the possible slot lengths) performs slightly better than Greedy 2. However, the execution times are smaller for Greedy 2, than for Greedy 1. The average execution times for the SA algorithm to find the (near)optimal solutions are between 5 minutes for graphs with 80 processes and 275 minutes for 400 processes.
As a conclusion, the greedy approach is able to produce accurate results in a very short time. Therefore it can he also used for performance estimation as p m of a larger design space exploration cycle. SA is able to find near-optimal results in reasonable time, and can be use; for the synthesis of the final implementation of the system.
Finally; we considered a real-life example implementing a vehicle cruise controller. The conditional process graph that models the cruise controller has 32 pmcesses, and it was mapped on an architecture consisting of 4 nodes, namely: Anti Blocking System, Transmission Control Module, Engine Control Module and Electronic Throttle Module. We considered one mode of operation with a deadline of 110 ms. The naive designer's approach resulted in a schedule corresponding to a delay of 114 ms, that does not meet the deadline. Both of the greedy approaches produced a delay of 103 ms on the worst case execution time of the system, while the SA approach produced a schedule of 97 ms.
CONCLUSIONS
We have presented an approach to process scheduling for synthesis of safety-critical distributed embedded systems. Our system model captures both the flow of data and that of control. We have considered Communication of data and conditions for a timetriggered protocol implementation that supports clock synchronization and mode changes. We have improved the quality of the schedule by taking into consideration the overheads of the real-time kernel and the communication protucol. We have optimized communications through packaging of messages into slots with a properly selected order and lengths.
The -scheduling algorithms proposed can be used both for accurate performance estimations and for system synthesis. The algorithms have been evaluated based on experiments using a large number of graphs generated for experimental purpose as well as a real-life example.
